C, V. et al. 2024. Performance Analysis of Nano Transistor Based Binary and Ternary Logic Gates. International Journal of Integrated Engineering. 16, 2 (Apr. 2024), 66–75.