C, V.; Y, M. R.; S, R.; T, S. K. Performance Analysis of Nano Transistor Based Binary and Ternary Logic Gates. ijie 2024, 16 (2), 66-75.