[1]
Maruf, M.H. et al. 2025. High-Performance Bootstrapped Sample & Hold Circuit for ADCs: Achieving Low Power and Enhanced SNR/SNDR in 45nm CMOS Technology. Journal of Electronic Voltage and Application. 6, 1 (Jun. 2025), 59–69.