Lim, H.H. and Chua, K.L. 2025. Design of 32-Bit RISC-V Architecture Using Verilog Hardware Description Language. Evolution in Electrical and Electronic Engineering. 6, 2 (Oct. 2025), 465–476.