Lim, H. H.; Chua, K. L. Design of 32-Bit RISC-V Architecture Using Verilog Hardware Description Language. EEEE 2025, 6 (2), 465-476.