Lim, H. H., & Chua, K. L. (2025). Design of 32-Bit RISC-V Architecture Using Verilog Hardware Description Language. Evolution in Electrical and Electronic Engineering, 6(2), 465-476. https://penerbit.uthm.edu.my/periodicals/index.php/eeee/article/view/21260