Lim, H.H. and Chua, K.L. (2025) “Design of 32-Bit RISC-V Architecture Using Verilog Hardware Description Language”, Evolution in Electrical and Electronic Engineering, 6(2), pp. 465–476. Available at: https://penerbit.uthm.edu.my/periodicals/index.php/eeee/article/view/21260 (Accessed: 7 April 2026).