H. H. Lim and K. L. Chua, “Design of 32-Bit RISC-V Architecture Using Verilog Hardware Description Language”, EEEE, vol. 6, no. 2, pp. 465–476, Oct. 2025, Accessed: Apr. 07, 2026. [Online]. Available: https://penerbit.uthm.edu.my/periodicals/index.php/eeee/article/view/21260