Lim, Huang Hong, and King Lee Chua. “Design of 32-Bit RISC-V Architecture Using Verilog Hardware Description Language”. Evolution in Electrical and Electronic Engineering, vol. 6, no. 2, Oct. 2025, pp. 465-76, https://penerbit.uthm.edu.my/periodicals/index.php/eeee/article/view/21260.