Lim, Huang Hong, and King Lee Chua. “Design of 32-Bit RISC-V Architecture Using Verilog Hardware Description Language”. Evolution in Electrical and Electronic Engineering 6, no. 2 (October 28, 2025): 465–476. Accessed April 7, 2026. https://penerbit.uthm.edu.my/periodicals/index.php/eeee/article/view/21260.