1.
C V, Y MR, S R, T SK. Performance Analysis of Nano Transistor Based Binary and Ternary Logic Gates. ijie. 2024;16(2):66-75. Accessed May 17, 2024. https://penerbit.uthm.edu.my/ojs/index.php/ijie/article/view/14671