C, V., Y, M. R., S, R., & T, S. K. (2024). Performance Analysis of Nano Transistor Based Binary and Ternary Logic Gates. International Journal of Integrated Engineering, 16(2), 66-75. https://penerbit.uthm.edu.my/ojs/index.php/ijie/article/view/14671