C, Venkataiah, Mallikarjuna Rao Y, Rambabu S, and S Kumar T. 2024. “Performance Analysis of Nano Transistor Based Binary and Ternary Logic Gates”. International Journal of Integrated Engineering 16 (2): 66-75. https://penerbit.uthm.edu.my/ojs/index.php/ijie/article/view/14671.