V. C, M. R. Y, R. S, and S. K. T, “Performance Analysis of Nano Transistor Based Binary and Ternary Logic Gates”, ijie, vol. 16, no. 2, pp. 66–75, Apr. 2024, Accessed: May 17, 2024. [Online]. Available: https://penerbit.uthm.edu.my/ojs/index.php/ijie/article/view/14671