C, Venkataiah, et al. “Performance Analysis of Nano Transistor Based Binary and Ternary Logic Gates”. International Journal of Integrated Engineering, vol. 16, no. 2, Apr. 2024, pp. 66-75, https://penerbit.uthm.edu.my/ojs/index.php/ijie/article/view/14671.