M. H. Maruf, “High-Performance Bootstrapped Sample & Hold Circuit for ADCs: Achieving Low Power and Enhanced SNR/SNDR in 45nm CMOS Technology”, jeva, vol. 6, no. 1, pp. 59–69, Jun. 2025, Accessed: Mar. 11, 2026. [Online]. Available: https://penerbit.uthm.edu.my/ojs/index.php/jeva/article/view/21547