Maruf MH, Pranto SI, Ashrafi MSI, Moin SM, Ahmed MU, Nipun MK, et al. High-Performance Bootstrapped Sample & Hold Circuit for ADCs: Achieving Low Power and Enhanced SNR/SNDR in 45nm CMOS Technology. jeva [Internet]. 2025 Jun. 27 [cited 2026 Mar. 11];6(1):59-6. Available from: https://penerbit.uthm.edu.my/ojs/index.php/jeva/article/view/21547